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摘    要 
近年来，基于开关电容电路 Sigma-Delta 调制器的应用越来越广泛。
Sigma-Delta 调制器是一种能实现高精度转换的结构，尤其在 CMOS 



















化器的分辨率对量化器输出信号的影响进行研究。在对 Nyquist 采样 A/D 转换
器的局限性简单描述之后，将介绍 A/D 转换中过采样和反馈原理。接下来是基












































































     
The interest for sigma-delta modulators based on switched-capacitor
（SC）circuit has significantly increased in recent years. A sigma-delta 
modulator provides a robust means of implementing a high-resolution 
converter architecture in scaled complementary metallic oxide 
semiconductor (CMOS) processing and very large scale integration 
technology, which is more suitable for implementing fast digital 
circuits than accurate analog circuits. The dissertation contains two 
main parts. First, this dissertation proposes a new body-effect 
compensated switch configuration for low voltage, low distortion SC 
applications. The proposed circuit allows rail-to-rail switching 
operation for low voltage SC circuits and has a better total harmonic 
distortion than the conventional bootstrapped circuit by 19 dB. Second, 
a 2-1cascaded sigma-delta modulator is suggested to provide a means for 
performing the high-resolution analog-to-digital conversion. The design 
of the transfer functions, system and circuits needed to realize a 2-1 
cascaded sigma-delta modulator are explored. Non-idealities for circuit 
implementation are investigated. After discussing system-level 
considerations, a switch-capacitor integrator as the key circuit 
building block in sigma-delta modulator is explored. Given these circuit 
level specifications, the choice of operational amplifier topology is 
fixed; quantities such as dc gain, settling time, thermal noise and slew 
rate may be analyzed.  
The organization of the paper is arranged as follow: 
Chapter 1 is the motivation and brief summary of the research. 
Chapter 2 reviews the basic building blocks that comprise switched 
capacitor circuits. These building blocks are operational amplifiers, 
capacitors, switches, and non-overlapping clocks.  















capacitor circuits. The limitations of switched-capacitor circuits 
imposed by the restriction of low supply voltage are presented 
Chapter 4 presents fundamentals of over-sampling converters. It 
begins with a consideration of quantized signals in which the 
relationships between quantization noise, the input signal and the 
quantizer resolution are explored. After a brief description of the 
limitation in Nyquist rate A/D converters, the principles of 
oversampling and feedback in the context of A/D conversion are introduced. 
Architectures for a subclass of oversampling converters, sigma-delta 
modulators, are considered. 
Chapter 5 examines non-ideal phenomena in a Sigma-Delta modulator. 
The non-linearities include settling error, gain and pole error, 
sampling noise, and amplifier thermal noise, including jitter noise. 
Chapter 6 presents the system-level design of the sigma-delta 
modulator. Issues, such as architecture selection, oversampling ratio, 
signal scaling, and circuit noises are discussed. Also, the description 
of switched-capacitor integrators, the key circuit building block in 
sigma-delta modulator follows. 
Chapter 8 contains concluding remarks and recommendations for future 
work. 
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第一章  绪论 
























度 A/D 转换，而且比其他模数转换器更适合应用于高速数字电路。 
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